We present the first study of the intrinsic electrical properties of WS 2 transistors fabricated with two different dielectric environments WS 2 on SiO 2 and WS 2 on h-BN/SiO 2 , respectively. A comparative analysis of the electrical characteristics of multiple transistors fabricated from natural and synthetic WS 2 with various thicknesses from single-up to four-layers and over a wide temperature range from 300K down to 4.2 K shows that disorder intrinsic to WS 2 is currently the limiting factor of the electrical properties of this material. These results shed light on the role played by extrinsic factors such as charge traps in the oxide dielectric thought to be the cause for the commonly observed small values of charge carrier mobility in transition metal dichalcogenides.
Introduction
The emerging class of atomically thin semiconducting materials formed by transition metal dichalogenides (TMDCs) is showing a plethora of complementary properties to those of graphene that are of interest to fundamental and applied research. These materials are uniquely suited to study the superconducting phase transition in the extreme twodimensional limit inherent to atomically thin systems [1] [2] [3] [4] . At the same time TMDCs have a band gap which is essential for transistor applications and which could enable a new class of atomically thin photo-transistors. For example WS 2 has a direct band gap of 2 eV in single layer form [5] [6] [7] [8] and has already shown great promise as a flexible transistor with field effect mobilities comparable to the best liquid crystals and on/off ratio of the current exceeding 10
6 [9] . Understanding the limiting factors of the electrical properties of TMDCs is an open quest and a stepping stone for accessing novel physics in these systems.
The typical values of charge carrier mobility measured in thin WS 2 flakes are always much lower than those measured in bulk material [2, 4] . This behaviour has been interpreted as due to defect states in the SiO 2 substrate leading to the localization of charge carriers in TMDCs and a small charge carrier mobility [10] . To probe the intrinsic electrical properties of TMDCs it would be necessary to measure electrical transport in either suspended structures or in transistors fabricated on clean substrates with fewer impurities than typically present in SiO 2 . An ideal choice for such a substrate is hexagonal boron nitride [11] , which is a preferred substrate for high quality graphene transistors since it has a very low concentration of charge scattering impurities and is atomically flat [12] . To date such a study has not yet been conducted and the consequent lack of knowledge is limiting the potential impact of TMDCs on fundamental and applied research. Furthermore most of the studies conducted so far have been limited to just MoS2, while other TMDCs such as WS2
have not yet received much attention, whereas they might be better suited than MoS 2 for a given application.
Here we present the first study of the electrical properties in WS 2 transistors fabricated on different dielectrics (i.e. SiO 2 and h-BN/SiO 2 ) and using synthetic as well as natural WS 2 .
The comparative analysis of the electrical characteristics of these transistors studied in the temperature range from 300K down to 4.2 K shows that in all cases electrical transport takes place via hopping conduction through localized states [13, 14] . At low temperature (T<20K)
we observe peaks of the conductance as a function of back-gate voltage and source-drain bias due to inelastic tunnelling in the impurity states with sub-gap energy. These results
show that intrinsic disorder rather than extrinsic factors such as defect states in the oxide dielectric is limiting the electrical properties of WS 2 and more generally TMDCs. Figure 2(b-d)) . A large hysteresis is also present in σ(V g ) for WS 2 on SiO 2 but is fully suppressed when WS 2 is on h-BN/SiO 2 . Similar hysteresis in I-V have also been reported in graphene and is commonly attributed to dopants present in the SiO 2 dielectric [17, 18] .
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Discussion
For all the measured devices we find that the temperature dependence of σ(V g ) shows a pronounced suppression of the value of σ upon lowering the temperature as expected for a semiconducting material, see Figure 3a . In these devices we apply a large enough value of gate voltage such that the charge carriers are directly injected from the metal contacts into the conduction band of WS 2 . In this limit the relevant energy scale dominating the temperature dependence of the zero-bias resistance is the difference between the Fermi energy and the conduction band edge of the n-doped semiconductor (i.e. WS 2 ) [20] . of these WS 2 transistors that is the series of the gate oxide capacitance (C ox ) and defect states capacitance (C t ), i.e. −dE F /dV g = 1.5 × 10 −4 e = e CoxCt Cox+Ct [2] . Knowing that the oxide capacitance per unit area is
where q is the unit of charge and D(E) is the density of defect states which we estimate to where T 0 is the hopping parameter and is related to the density of localised states existing within the forbidden gap and the electron wavefunction size ξ by the following relation interpreted the data and wrote the manuscript. All authors reviewed the manuscript.
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